

Pat. 2

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 09-261967

(43)Date of publication of application : 03.10.1997

(51)Int.Cl.

H02M 7/48 H02M 7/537

(21)Application number : 08-070020

(71)Applicant : SHARP CORP

(22)Date of filing : 26.03.1996


(72)Inventor : EGUCHI MASAKI

KODAMA HIROICHI

TAKEBAYASHI TSUKASA

NAKADA HIROSHI

(54) GATE DRIVING SIGNAL GENERATING METHOD FOR INVERTER BRIDGE



(57)Abstract:

PROBLEM TO BE SOLVED: To simplify the construction of hardware, reduce a distortion caused by the addition of a dead time and suppress the maximum frequency of a pulse generated by the SIGMA-DELTA modulation.

SOLUTION: By generating a gate driving pulse by using the SIGMA-DELTA modulation, a dead time is varied in accordance with a modulation signal X and added to an output pulse U which is obtained by modulating the modulation signal by a SIGMA-DELTA modulator 10 by a minimum gate-off time setting circuit 11. The output pulse Y of the minimum gate-off time setting circuit 11 is decoded by a decoder circuit 12 to generate the gate pulse of

an inverter bridge. Further, the output pulse Y is fed back to the SIGMA-DELTA modulator 10 to be used for the quantizing error calculation.